{"@context": "https://schema.org", "@type": "BreadcrumbList", "itemListElement": [{"@type": "ListItem", "position": 1, "name": "Home", "item": "https://www.patentleaderboard.com/"}, {"@type": "ListItem", "position": 2, "name": "Memory address compression within an execution trace", "item": "https://www.patentleaderboard.com/patent/12013793"}]}
Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory address compression within an execution trace

Memory address compression within an execution trace

US Patent 12013793 · Granted Jun 18, 2024

Estimated economic value: $575,618,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor support for using cache way-locking to simultaneously record plural ex2025
Treating main memory as a collection of tagged cache lines for trace logging2025
Physical memory address omission or obfuscation within an execution trace2025
Logging cache line lifetime hints when recording bit-accurate trace2025
Recording a cache coherency protocol trace for use with a separate memory value 2025
Memory address compression within an execution trace2025
Recording a memory value trace for use with a separate cache coherency protocol 2025
Memory page markings as logging cues for processor-based execution tracing2024
Cross-thread memory indexing in time-travel debugging traces2024
Using entropy to prevent inclusion of payload data in code execution log data2024
Automated root cause identification using data flow analysis of plural execution2024
Cache-based tracing for time travel debugging and analysis2024