Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and system for low noise sub-sampling phase lock loop (PLL) architecture with automatic dynamic frequency acquisition

Method and system for low noise sub-sampling phase lock loop (PLL) architecture with automatic dynamic frequency acquisition

US Patent 11996854 · Granted May 28, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Reset synchronizing circuit and glitchless clock buffer circuit for preventing s2025
Method and system of dynamically controlling reset signal of IQ divider2024
Method and system for high speed decision-feedback equalization (DFE)2024
Methods and systems for performing adaptive equalization of data2023
Reset synchronizing circuit and glitchless clock buffer circuit for preventing s2023
Apparatus and method for in-phase and quadrature phase (IQ) generation2023
System and method for generating sub harmonic locked frequency division and phas2023
Quarter rate speculative decision feedback equalizer (DFE) and method for operat2022
Integrated device having phase interpolator and input controller thereof2022
Ring oscillator and method for controlling start-up of ring oscillator2021
Variable step switched capacitor based digital to analog converter incorporating2019
Adaptive buffer2015