Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reset and safe state logic generation in dual power flow devices

Reset and safe state logic generation in dual power flow devices

US Patent 11983025 · Granted May 14, 2024

Estimated economic value: $23,579,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated circuit with supply voltage detector2025
PORs testing in multiple power domain devices2025
PORs testing in multiple power domain devices2025
PORs testing in multiple power domain devices2025
Area, cost, and time-effective scan coverage improvement2025
Scan circuit and method2025
Test pattern generation using multiple scan enables2025
ATPG testing method for latch based memories, for area reduction2025
System and method for parallel testing of electronic device2025
TVF transition coverage with self-test and production-test time reduction2024
ATPG testing method for latch based memories, for area reduction2024
Dynamic randomization of password challenge2024