Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Verification of Ethernet hardware based on checksum correction with cyclic redundancy check

Verification of Ethernet hardware based on checksum correction with cyclic redundancy check

US Patent 11979232 · Granted May 7, 2024

Estimated economic value: $171,383,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Debug methodology for a USB sub-system using unique identifier (UID) approach2023
Debug methodology for a USB sub-system using unique identifier (UID) approach2023
Hardware based cyclic redundancy check (CRC) re-calculator for timestamped frame2023
Hardware based cyclic redundancy check (CRC) re-calculator for timestamped frame2023
System and method for Ethernet per priority pause packet flow control buffering2012