Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Hardware based cyclic redundancy check (CRC) re-calculator for timestamped frames over a data bus

Hardware based cyclic redundancy check (CRC) re-calculator for timestamped frames over a data bus

US Patent 11705986 · Granted Jul 18, 2023

Estimated economic value: $128,948,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Verification of Ethernet hardware based on checksum correction with cyclic redun2024
Verification of Ethernet hardware based on checksum correction with cyclic redun2024
Debug methodology for a USB sub-system using unique identifier (UID) approach2023
Debug methodology for a USB sub-system using unique identifier (UID) approach2023
System and method for Ethernet per priority pause packet flow control buffering2012