Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Synchronous wired-or ACK status for memory with variable write latency

Synchronous wired-or ACK status for memory with variable write latency

US Patent 11973153 · Granted Apr 30, 2024

Estimated economic value: $33,981,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory controller partitioning for hybrid memory system2025
Bacillus subtilis JCK-1398 strain inducing resistance in various plants, and com2025
Dynamic random access memory (DRAM) component for high-performance, high-capacit2025
Energy-efficient error-correction-detection storage2025
Memory system with cached memory module operations2025
Flexible metadata allocation and caching2025
Interface with variable data rate2025
Interface with variable data rate2025
Memory system with error detection2025
Integration of compression algorithms with error correction codes2025
Selectable multi-stage error detection and correction2025
Partial array refresh timing2025