Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Apparatuses, methods, and systems for selective linear address masking based on processor privilege level and control register bits

Apparatuses, methods, and systems for selective linear address masking based on processor privilege level and control register bits

US Patent 11966334 · Granted Apr 23, 2024

Estimated economic value: $40,668,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Apparatuses, methods, and systems toprecisely monitor memory store accesses2025
Systems, methods, and apparatuses for tile load, multiplication and accumulation2024
Systems, methods, and apparatuses for tile matrix multiplication and accumulatio2024
Systems, methods, and apparatuses for matrix operations2024
Apparatus and method for power virus protection in a processor2024
Memory protection with hidden inline metadata2024
64-bit virtual addresses having metadata bit(s) and canonicality check that does2024
Systems, methods, and apparatuses for tile store2024
Apparatuses, methods, and systems to precisely monitor memory store accesses2024
Apparatus and method for power virus protection in a processor2023
Systems, methods, and apparatuses for tile store2023
Memory tagging apparatus and method2023