Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device programming technique for increased bits per cell

Memory device programming technique for increased bits per cell

US Patent 11960722 · Granted Apr 16, 2024

Estimated economic value: $24,030,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Classification of error rate of data retrieved from memory cells2025
Self-optimizing corrective read offsets with lateral charge migration proxies2025
Memory device producing metadata characterizing applied read voltage level with 2025
Program refresh with gate-induced drain leakage2025
Program refresh with gate-induced drain leakage2025
Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Buffer allocation for reducing block transit penalty2025
Buffer allocation for reducing block transit penalty2025
Search for an optimized read voltage2025
Multiple-pass programming of memory cells using temporary parity generation2025