Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for reducing the latency of long latency memory requests

Method and apparatus for reducing the latency of long latency memory requests

US Patent 11960404 · Granted Apr 16, 2024

Estimated economic value: $289,510,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storing indications of cleared cache lines2025
Storing indications of cleared cache lines2025
Preserving memory ordering between offloaded instructions and non-offloaded inst2025
Preserving memory ordering between offloaded instructions and non-offloaded inst2025
Modifying system directory capacity based on power state transition2025
Semiconductor device for performing data reduction for processing arrays2025
Systems and methods for branch misprediction aware cache prefetcher training2025
Systems and methods for branch misprediction aware cache prefetcher training2025
Method and apparatus for quantization and dequantization of neural network input2025
Implementing a micro-operation cache with compaction2025
Implementing a micro-operation cache with compaction2025
Region pattern-matching hardware prefetcher2025