Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Reduced memory write requirements in a system on a chip using automatic store predication

Reduced memory write requirements in a system on a chip using automatic store predication

US Patent 11954496 · Granted Apr 9, 2024

Estimated economic value: $1,946,541,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Using a hardware sequencer in a direct memory access system of a system on a chi2025
Using a hardware sequencer in a direct memory access system of a system on a chi2025
Using a hardware sequencer in a direct memory access system of a system on a chi2025
Using a hardware sequencer in a direct memory access system of a system on a chi2025
Using a hardware sequencer in a direct memory access system of a system on a chi2025
Performing load and permute with a single instruction in a system on a chip2024
Performing load and permute with a single instruction in a system on a chip2024
Performing load and permute with a single instruction in a system on a chip2024
Performing load and permute with a single instruction in a system on a chip2024
Performing load and permute with a single instruction in a system on a chip2024
Performing load and store operations of 2D arrays in a single cycle in a system 2024
Performing load and store operations of 2D arrays in a single cycle in a system 2024