Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Chip warpage reduction via raised free bending and re-entrant (auxetic) trace geometries

Chip warpage reduction via raised free bending and re-entrant (auxetic) trace geometries

US Patent 11935810 · Granted Mar 19, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Device for marking a moulded or cast form2025
Power conversion module and method of forming the same2023
PCB structure for embedding electronic components2022
Helical fin design by additive manufacturing of metal for enhanced heat sink for2021
Semiconductor wafer cutting blade and method2007
Method for fabricating a lid for a wafer level packaged optical MEMS device2005