Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Zero bits in L3 tags

Zero bits in L3 tags

US Patent 11934310 · Granted Mar 19, 2024

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Refreshing cache regions using a memory controller and multiple tables2025
Refreshing cache regions using a memory controller and multiple tables2025
Refreshing cache regions using a memory controller and multiple tables2025
Cat aware loads and software prefetches2024
Prefetch state cache (PSC)2024
Bounding box prefetcher2024
L1D to L2 eviction2022
Neural network unit that interrupts processing core upon condition2022
Neural network unit that interrupts processing core upon condition2022
Processor with memory controller including dynamically programmable functional u2021
Processor with memory controller including dynamically programmable functional u2021
Neural network unit2021