Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated circuit wire bonded to a multi-layer substrate having an open area that exposes wire bond pads at a surface of the inner layer

Integrated circuit wire bonded to a multi-layer substrate having an open area that exposes wire bond pads at a surface of the inner layer

US Patent 11929351 · Granted Mar 12, 2024

Estimated economic value: $21,460,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device assemblies with balanced wires, and associated methods2025
Wire bonding for stacked memory dies2025
Flexible interposer for semiconductor dies2025
Overlapping die stacks for NAND package architecture2025
Three dimensional semiconductor trace length matching and associated systems and2025
Three dimensional semiconductor trace length matching and associated systems and2025
Three dimensional semiconductor trace length matching and associated systems and2025
Three dimensional semiconductor trace length matching and associated systems and2025
Surface mount device bonded to an inner layer of a multi-layer substrate2025
Surface mount device bonded to an inner layer of a multi-layer substrate2025
Surface mount device bonded to an inner layer of a multi-layer substrate2025
Surface mount device bonded to an inner layer of a multi-layer substrate2025