Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Stacked RF circuit topology using transistor die with through silicon carbide vias on gate and/or drain

Stacked RF circuit topology using transistor die with through silicon carbide vias on gate and/or drain

US Patent 11881464 · Granted Jan 23, 2024

Estimated economic value: $68,002,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Electronic device with millimeter wave antennas2025
RF amplifier devices and methods of manufacturing including modularized designs 2025
RF amplifier devices and methods of manufacturing including modularized designs 2025
IPD components having SiC substrates and devices and processes implementing the 2025
Silicon carbide thermal bridge integrated on a low thermal conductivity substrat2025
Stacked RF circuit topology2025
Stacked RF circuit topology2025
Stacked RF circuit topology2025
Stacked RF circuit topology2025
Multi-typed integrated passive device (IPD) components and devices and processes2025
Multi-typed integrated passive device (IPD) components and devices and processes2025
Panel level packaging for multi-die products interconnected with very high densi2025