Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device programming technique using fewer latches

Memory device programming technique using fewer latches

US Patent 11869595 · Granted Jan 9, 2024

Estimated economic value: $10,439,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device producing metadata characterizing applied read voltage level with 2025
Generating semi-soft bit data during corrective read operations in memory device2025
Memory read calibration based on memory device-originated metrics characterizing2025
Memory read voltage threshold tracking based on memory device-originated metrics2025
Efficient memory use to support soft information in bit flipping decoders2025
Efficient memory use to support soft information in bit flipping decoders2025
Adaptive pre-read management in multi-pass programming2025
Memory device programming technique for increased bits per cell2025
Filtering metrics associated with memory2025
Selective and dynamic deployment of error correction code techniques in integrat2025
Selective and dynamic deployment of error correction code techniques in integrat2025
Conditional valley tracking during corrective reads2025