Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Efficient tile mapping for row-by-row convolutional neural network mapping for analog artificial intelligence network inference

Efficient tile mapping for row-by-row convolutional neural network mapping for analog artificial intelligence network inference

US Patent 11868893 · Granted Jan 9, 2024

Estimated economic value: $9,963,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Two-dimensional mesh for compute-in-memory accelerator architecture2025
Two-dimensional mesh for compute-in-memory accelerator architecture2025
Efficient data layout and alignment for wide-vector accelerator systems2025
Buried metal signal rail for memory arrays2025
Split pulse width modulation to reduce crossbar array integration time2025
Split pulse width modulation to reduce crossbar array integration time2025
Neural network accelerators resilient to conductance drift2025
Memory cell in wafer backside2024
Efficient processing of convolutional neural network layers using analog-memory-2024
Array-integrated upstream/downstream router for circuit switched parallel connec2024
Row-by-row convolutional neural network mapping for analog artificial intelligen2024
Row-by-row convolutional neural network mapping for analog artificial intelligen2024