Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › On-chip integration of a high-efficiency and a high-retention inverted wide-base double magnetic tunnel junction device

On-chip integration of a high-efficiency and a high-retention inverted wide-base double magnetic tunnel junction device

US Patent 11844284 · Granted Dec 12, 2023

Estimated economic value: $10,723,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nanosheet device with T-shaped dual inner spacer2025
Stacked FET with three-terminal SOT MRAM2025
Spin-orbit-torque (SOT) MRAM with doubled layer of SOT metal2025
Resistive switching device having a protective electrode ring2025
Using different work-functions to reduce gate-induced drain leakage current in s2025
Gate-all-around field-effect transistor having source side lateral end portion s2024
Dual spacer for double magnetic tunnel junction devices2024
Dual spacer for double magnetic tunnel junction devices2024
Spin-orbit-torque magnetoresistive random-access memory array2024
Wide-base magnetic tunnel junction device with sidewall polymer spacer2024
Wide-base magnetic tunnel junction device with sidewall polymer spacer2024
MRAM structure with enhanced magnetics using seed engineering2024