Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Managing error-handling flows in memory devices

Managing error-handling flows in memory devices

US Patent 11837307 · Granted Dec 5, 2023

Estimated economic value: $17,549,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Trim setting determination on a memory device2025
Classification of error rate of data retrieved from memory cells2025
Memory device producing metadata characterizing applied read voltage level with 2025
Program refresh with gate-induced drain leakage2025
Mitigating slow read disturb in a memory sub-system2025
Buffer allocation for reducing block transit penalty2025
Buffer allocation for reducing block transit penalty2025
Iterative bit flip decoding utilizing different bit flip states2025
Multi-stage erase operation of memory cells in a memory sub-system2025
Error decoding with soft redundant array of independent NAND (RAIN)2025
Error decoding with soft redundant array of independent NAND (RAIN)2025
Search for an optimized read voltage2025