Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Non-volatile memory with adjusted bit line voltage during verify

Non-volatile memory with adjusted bit line voltage during verify

US Patent 11837296 · Granted Dec 5, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Selection of erase policy in a memory device2025
Early program termination with adaptive temperature compensation2025
Memory program-verify with adaptive sense time based on row location2025
Adaptive sensing time for memory operations2025
Dynamic erase operation selection using erase policy2025
Single-level cell programming with adaptive wordline ramp rate2025
Open block read ICC reduction2025
Non-volatile memory with smart control of overdrive voltage2025
Suspend-resume-go techniques for memory devices2025
Apparatus and method for selectively reducing charge pump speed during erase ope2025
Non-volatile memory with lower current program-verify2025
Dynamic read retry voltage sequences in a memory subsystem2025