Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus for efficient binary and ternary support in fused multiply-add (FMA) circuits

Method and apparatus for efficient binary and ternary support in fused multiply-add (FMA) circuits

US Patent 11836464 · Granted Dec 5, 2023

Estimated economic value: $33,749,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Compressed wallace trees in FMA circuits2025
Compressed wallace trees in FMA circuits2025
Systems and methods of instructions to accelerate multiplication of sparse matri2025
Apparatuses, methods, and systems for a packed data convolution instruction with2024
Systems and methods for performing matrix compress and decompress instructions2024
Instruction and logic for sum of square differences2024
Systems and methods for performing nibble-sized operations on matrix elements2024
Systems and methods of instructions to accelerate multiplication of sparse matri2023
Systems and methods for performing matrix compress and decompress instructions2023
Systems for performing instructions for fast element unpacking into 2-dimensiona2022
Method and apparatus for efficient binary and ternary support in fused multiply-2022
Method and apparatus for efficient binary and ternary support in fused multiply-2022