Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for manufacturing semiconductor device with spacer layer

Method for manufacturing semiconductor device with spacer layer

US Patent 11784219 · Granted Oct 10, 2023

Estimated economic value: $9,553,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated chip having a buried power rail2025
Vertically stacked FeFETs with common channel2025
Semiconductor device including back side power supply circuit2025
Semiconductor device including first and second transistor channels2025
Semiconductor structure and manufacturing method thereof2025
Transistor including a hydrogen-diffusion barrier and methods for forming the sa2025
Integrated circuit having angled conductive feature2025
Ferroelectric device and wave computing device2025
Thin film transistor featuring variable thickness glue layer with tapered end2025
Method for forming a 3-D semiconductor memory structure comprising horizontal an2025
Access transistor including a metal oxide barrier layer and methods for forming 2025
Thin film transistor including a compositionally-modulated active region and met2025