Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus to simulate metastability for circuit design verification

Methods and apparatus to simulate metastability for circuit design verification

US Patent 11775718 · Granted Oct 3, 2023

Estimated economic value: $30,278,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing clock trigger signals for asynchronous clock domains2025
Managing clock trigger signals for asynchronous clock domains2025
Dynamic control of a multi-trim oscillator2025
Dynamic control of a multi-trim oscillator2025
Identifying glitches and levels in mixed-signal waveforms2025
Hierarchical CDC and RDC verification2025
Hierarchical CDC and RDC verification2025
Techniques for modeling and verification of convergence for hierarchical domain 2025
Techniques for modeling and verification of convergence for hierarchical domain 2025
Techniques for peripheral utilization metrics collection and reporting2024
Boundary port power in pent modelling and management2023
Method for comprehensive integration verification of mixed-signal circuits2023