Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for comprehensive integration verification of mixed-signal circuits

Method for comprehensive integration verification of mixed-signal circuits

US Patent 11669668 · Granted Jun 6, 2023

Estimated economic value: $37,069,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Managing clock trigger signals for asynchronous clock domains2025
Dynamic control of a multi-trim oscillator2025
Identifying glitches and levels in mixed-signal waveforms2025
Hierarchical CDC and RDC verification2025
Techniques for modeling and verification of convergence for hierarchical domain 2025
Techniques for peripheral utilization metrics collection and reporting2024
Methods and apparatus to simulate metastability for circuit design verification2023
Methods and apparatus to simulate metastability for circuit design verification2022
Method for comprehensive integration verification of mixed-signal circuits2022
Method for comprehensive integration verification of mixed-signal circuits2021
Method for comprehensive integration verification of mixed-signal circuits2019
Prefetch termination at powered down memory bank boundary in shared memory contr2012