Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › 3D memory multi-stack connection method

3D memory multi-stack connection method

US Patent 11758733 · Granted Sep 12, 2023

Estimated economic value: $6,175,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory device with improved anti-fuse read current2025
Structures of sram cell and methods of fabricating the same2025
3D memory multi-stack connection method2025
3D memory multi-stack connection method2025
3D memory multi-stack connection method2025
Semiconductor device with a vertical channel wrapped around gate, and method for2025
Transistor, memory device and manufacturing method of memory device2025
Switches to reduce routing rails of memory system2025
One-time-programmable memory device including an antifuse structure and methods 2025
Method for improving control gate uniformity during manufacture of processors wi2025
Method for forming a 3-D semiconductor memory structure comprising horizontal an2025
Semiconductor device and method for forming capacitor structure2025