Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Circuit structure for testing through silicon vias in three-dimensional integrated circuit

Circuit structure for testing through silicon vias in three-dimensional integrated circuit

US Patent 11749648 · Granted Sep 5, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Screen casing of electronic device2025
Apparatus and method of manufacturing a semiconductor device2025
3D monolithic stacking memory structure with oxide-semiconductor field effect tr2025
Semiconductor structure and manufacturing method thereof2025
Semiconductor structure and manufacturing method thereof2025
Semiconductor structure2025
Multilayer stacking wafer bonding structure and method of manufacturing the same2025
Multilayer stacking wafer bonding structure and method of manufacturing the same2025
Wafer structure including probe marked test pads2025
Wafer structure including probe marked test pads2025
Semiconductor package structure and manufacturing method thereof2025
Semiconductor package structure and manufacturing method thereof2025