Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025

Method of manufacturing semiconductor devices including the steps of removing a plurality of spacers that surrounds each of the plurality of nanotubes into a layer of nanotubes, and forming gate dielectric and/or gate electrode

US Patent 11749528 · Granted Sep 5, 2023

Estimated economic value: $7,739,000

Assignee

Inventors

View full patent text on Google Patents →