Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Instruction error handling

Instruction error handling

US Patent 11740973 · Granted Aug 29, 2023

Estimated economic value: $189,344,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Memory circuit with power registers2024
Memory circuit with power registers2024
Queue circuit for controlling access to a memory circuit2024
Queue circuit for controlling access to a memory circuit2024
Load-store unit dual tags and replays2024
Managing multiple cache memory circuit operations2024
Managing multiple cache memory circuit operations2024
Removal of dependent instructions from an execution pipeline2023
Forced debug mode entry2022
Forced debug mode entry2022
Program thread selection between a plurality of execution pipelines2022
Circuit for fast interrupt handling2022