Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Zero operand instruction conversion for accelerating sparse computations in a central processing unit pipeline

Zero operand instruction conversion for accelerating sparse computations in a central processing unit pipeline

US Patent 11714652 · Granted Aug 1, 2023

Estimated economic value: $238,969,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storing indications of cleared cache lines2025
Preserving memory ordering between offloaded instructions and non-offloaded inst2025
Modifying system directory capacity based on power state transition2025
Semiconductor device for performing data reduction for processing arrays2025
Semiconductor device for performing data reduction for processing arrays2025
Systems and methods for branch misprediction aware cache prefetcher training2025
Implementing a micro-operation cache with compaction2025
Region pattern-matching hardware prefetcher2025
Managing a cache using per memory region reuse distance estimation2025
Method and apparatus for increasing memory level parallelism by reducing miss st2025
Accessing a cache based on an address translation buffer result2025
Flexible, scalable graph-processing accelerator2025