Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Modifying program and erase parameters for single-bit memory cells to improve single-bit/multi-bit hybrid ratio

Modifying program and erase parameters for single-bit memory cells to improve single-bit/multi-bit hybrid ratio

US Patent 11705206 · Granted Jul 18, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program verify word line ramping delay for lower current consumption mode2025
Non-volatile memory with current detection circuit2025
Program pulse duration increase for NAND program failure2025
Separate peak current checkpoints for closed and open block read ICC countermeas2025
Early program termination with adaptive temperature compensation2025
Memory program-verify with adaptive sense time based on row location2025
Open block read ICC reduction2025
Open block read ICC reduction2025
Non-volatile memory with smart control of overdrive voltage2025
Suspend-resume-go techniques for memory devices2025
Non-volatile memory with overdrive voltage zoning to compensate for reduced marg2025
Non-volatile memory with overdrive voltage zoning to compensate for reduced marg2025