Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus to calibrate a dual-residue pipeline analog to digital converter

Methods and apparatus to calibrate a dual-residue pipeline analog to digital converter

US Patent 11689210 · Granted Jun 27, 2023

Estimated economic value: $59,344,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Analog-to-digital converter (ADC) having linearization circuit with reconfigurab2025
Metastability error detection and BER improvement technique in pipelined ADCs2025
Voltage-to-delay converter2025
Methods and apparatus to improve performance of voltage to delay converters2025
Calibration in non-linear multi-stage delay-to-digital conversion circuits2025
Multi-point reference distribution circuit2025
Asynchronous analog-to-digital converter2025
Methods and apparatus to convert analog voltages to delay signals2025
Methods and apparatus to capture switch charge injections and comparator kickbac2025
Noise-shaping of additive dither in analog-to-digital converters2025
Methods and apparatus to reduce inter-stage gain errors in analog-to-digital con2025
Lookup table for non-linear systems2025