Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Methods and apparatus to reduce inter-stage gain errors in analog-to-digital converters

Methods and apparatus to reduce inter-stage gain errors in analog-to-digital converters

US Patent 12206424 · Granted Jan 21, 2025

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Calibration and adjustment determination of a surgical handpiece system2025
Systems for using the status of a motor during a surgical drilling procedure to 2025
Agentic on-device adaptation for increasing node efficiency by accommodating dis2025
Private inference in deep neural network2025
Asynchronous analog-to-digital converter2025
Asynchronous analog-to-digital converter2025
Node graph pruning and fresh content2025
Methods and apparatus to capture switch charge injections and comparator kickbac2025
Methods and apparatus to capture switch charge injections and comparator kickbac2025
Pseudonymous transactions on blockchains compliant with know your customer regul2025
Third-party extension integration, verification, and publication for distributed2025
Powered surgical drill having rotating field bit identification2024