Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Using error correction code (ECC) bits for retaining victim cache lines in a cache block in a cache memory

Using error correction code (ECC) bits for retaining victim cache lines in a cache block in a cache memory

US Patent 11681620 · Granted Jun 20, 2023

Estimated economic value: $613,276,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Storing indications of cleared cache lines2025
Preserving memory ordering between offloaded instructions and non-offloaded inst2025
Systems and methods for branch misprediction aware cache prefetcher training2025
Method and apparatus for quantization and dequantization of neural network input2025
Implementing a micro-operation cache with compaction2025
Region pattern-matching hardware prefetcher2025
Managing a cache using per memory region reuse distance estimation2025
Method and apparatus for increasing memory level parallelism by reducing miss st2025
Accessing a cache based on an address translation buffer result2025
Method and apparatus for managing a cache directory2025
Bypassing cache directory lookups for processing-in-memory instructions2025
Method and apparatus to expedite system services using processing-in-memory (PIM2025