Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method and apparatus of processor wafer bonding for wafer-scale integrated supercomputer

Method and apparatus of processor wafer bonding for wafer-scale integrated supercomputer

US Patent 11651973 · Granted May 16, 2023

Estimated economic value: $5,363,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Solder-shielded chip bonding2025
Uniform chip gaps via injection-molded solder pillars2024
Fluidic cavities for on-chip layering and sealing of separation arrays2024
System and method for forming solder bumps2024
3D textured composite silicon anode and fluorinated lithium compound electrochem2024
Wearable multiplatform sensor2024
Selective chemical frequency modification of Josephson junction resonators2024
Molten solder injection head with vacuum filter and differential gauge system2023
Hybrid under-bump metallization component2023
Optical sensor system for quantitative colorimetric liquid analysis2023
Fluidic cavities for on-chip layering and sealing of separation arrays2023
Ultrasonic-assisted solder transfer2023