Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory devices with user-defined tagging mechanism

Memory devices with user-defined tagging mechanism

US Patent 11636886 · Granted Apr 25, 2023

Estimated economic value: $16,156,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Charge loss compensation during read operations in a memory device2025
Block or page lock features in serial interface memory2025
Apparatuses including multiple read modes and methods for same2025
Independent plane architecture in a memory device2025
Systems and methods involving hardware-based reset of unresponsive memory device2025
Arrays of memory cells including pairs of memory cells having respective charge 2025
Extracting the resistor-capacitor time constant of an electronic circuit line2025
3D memory device including shared select gate connections between memory blocks2024
Devices including stair step structures, and related memory devices and electron2024
Block-on-block memory array architecture using bi-directional staircases2024
Using non-segregated cells as drain-side select gates for sub-blocks in a memory2024
Reducing programming disturbance in memory devices2024