Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Devices having a transistor and a capacitor along a common horizontal level, and methods of forming devices

Devices having a transistor and a capacitor along a common horizontal level, and methods of forming devices

US Patent 11626406 · Granted Apr 11, 2023

Estimated economic value: $15,540,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Growth of thin oxide layer with silicon nitride and conversion2025
Three-dimensional dynamic random-access memory (3D DRAM) gate all-around (GAA) d2025
System and methods for dram contact formation2025
Methods and apparatus for hierarchical bitline for three-dimensional dynamic ran2025
Selection gate separation for 3D NAND2024
Replacement channel process for three-dimensional dynamic random access memory2024
Three-dimensional dynamic random access memory (DRAM) and methods of forming the2023
Method to scale dram with self aligned bit line process2023
3D pitch multiplication2023
Microelectronic devices including semiconductive pillar structures, and related 2022
Devices having a transistor and a capacitor along a common horizontal level, and2021
Memory arrays, and methods of forming memory arrays2021