Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory device including data lines on multiple device levels

Memory device including data lines on multiple device levels

US Patent 11605588 · Granted Mar 14, 2023

Estimated economic value: $12,786,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Configuration of a memory device for programming memory cells2025
Integrated assemblies and methods of forming integrated assemblies2025
Integrated structures, capacitors and methods of forming capacitors2025
Memory circuitry comprising strings of memory cells and method used in forming a2025
Capacitors having vertical contacts extending through conductive tiers2025
Programming operation using cache register release in a memory sub-system2025
Selectively programming retired wordlines of a memory device2025
Microelectronic devices including staircase structures, and related memory devic2025
Hybrid parallel programming of single-level cell memory2025
Integrated assemblies and methods of forming integrated assemblies2025
Validating read level voltage in memory devices2025
Microelectronic devices with different staircased stadiums having consistent mul2025