Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › In-memory compute array with integrated bias elements

In-memory compute array with integrated bias elements

US Patent 11605424 · Granted Mar 14, 2023

Estimated economic value: $23,507,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Generating variable communication channel responses using machine learning netwo2025
Enhanced accuracy of bit line reading for an in-memory compute operation by acco2025
Bit line read current mirroring circuit for an in-memory compute operation where2025
At-speed transition fault testing for a multi-port and multi-clock memory2025
In-memory computation circuit using static random access memory (SRAM) array seg2025
Tagged memory operated at lower VMIN in error tolerant system2025
Tagged memory operated at lower VMIN in error tolerant system2025
Memory architecture supporting both conventional memory access mode and digital 2025
Tuning of read/write cycle time delay for a memory circuit dependent on operatio2025
Adaptive word line underdrive control for an in-memory compute operation where s2025
Computing system power management device, system and method2025
Computing system power management device, system and method2025