Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Use of a single instruction set architecture (ISA) instruction for vector normalization

Use of a single instruction set architecture (ISA) instruction for vector normalization

US Patent 11593069 · Granted Feb 28, 2023

Estimated economic value: $10,430,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Native support for execution of get exponent, get mantisssa, and scale instructi2025
Immediate offset of load store and atomic instructions2025
Sharing register file usage between fused processing resources2025
Utilizing structured sparsity in systolic arrays2025
Systolic array having support for output sparsity2025
Systolic array having support for output sparsity2025
Gathering payload from arbitrary registers for send messages in a graphics envir2025
Fused instruction to accelerate performance of secure hash algorithm 2 (SHA-2) w2025
Register file for systolic array2025
Register file for systolic array2025
High performance constant cache and constant access mechanisms2025
Supporting 8-bit floating point format operands in a computing architecture2025