Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Techniques for data scrambling on a memory interface

Techniques for data scrambling on a memory interface

US Patent 11573854 · Granted Feb 7, 2023

Estimated economic value: $551,635,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Techniques for performing write training on a dynamic random-access memory2025
Techniques for performing write training on a dynamic random-access memory2025
Techniques for transferring commands to a dynamic random-access memory2025
Techniques for transferring commands to a dynamic random-access memory2025
Error detection pin encoding scheme to avoid maximum transitions and further imp2025
Error detection pin encoding scheme to avoid maximum transitions and further imp2025
Error detection pin encoding scheme to avoid maximum transitions and further imp2025
Techniques for data scrambling on a memory interface2025
Hardware-efficient PAM-3 encoder and decoder2025
Hardware-efficient PAM-3 encoder and decoder2025
Techniques for reducing DRAM power usage in performing read and write operations2024
Hardware-efficient PAM-3 encoder and decoder2024