Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method of contact patterning of thin film transistors for embedded DRAM using a multi-layer hardmask

Method of contact patterning of thin film transistors for embedded DRAM using a multi-layer hardmask

US Patent 11563107 · Granted Jan 24, 2023

Estimated economic value: $19,543,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hybrid etch stop layers2025
Hybrid etch stop layers2025
Integrated circuits with tungsten interconnect liners2025
Integrated circuits with tungsten interconnect liners2025
Integrated circuits with tungsten interconnect liners2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Dielectric sidewall features for tuning thin film transistor (TFT) parasitics2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Punch-through interconnect feature to couple upper electrodes of capacitors of m2025
Surgical instrument2025