Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Monolithic 3D integration inter-tier vias insertion scheme and associated layout structure

Monolithic 3D integration inter-tier vias insertion scheme and associated layout structure

US Patent 11557532 · Granted Jan 17, 2023

Estimated economic value: $16,952,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Semiconductor device and manufacturing method thereof2025
Semiconductor device including standard cell having split portions2025
Semiconductor device including standard cells with combined active region2025
Interconnect structure and methods thereof2025
FinFET SRAM cells with reduced fin pitch2025
Integrated circuit and method of manufacturing same2025
Multi-gate semiconductor device and method for forming the same2025
Contacts for highly scaled transistors2025
Contacts for highly scaled transistors2025
Semiconductor device with contact structures2025
Series of parallel sensing operations for multi-level cells2025
Methods of forming contact features in field-effect transistors2025