Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory apparatus and method of operation using adaptive erase time compensation for segmented erase

Memory apparatus and method of operation using adaptive erase time compensation for segmented erase

US Patent 11557358 · Granted Jan 17, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Dual-way sensing scheme for better neighboring word-line interference2025
Open block read ICC reduction2025
Enabling significant scaling of wordline switch with wordline dependent negative2025
Dynamic 1-tier scan for high performance 3D NAND2025
High performance verify techniques in a memory device2025
Non-volatile memory with erase depth detection and adaptive adjustment to progra2025
Apparatus and method for detecting neighbor plane erase failures2025
Data retention-specific refresh read2025
Read schemes with adjustment for neighboring word line sanitization2025
Three-bit-per-cell programming using a four-bit-per-cell programming algorithm2025
CELSRC voltage separation between SLC and XLC for SLC program average ICC reduct2025
Low power read method and a memory device capable thereof2025