Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Read and verify methodology and structure to counter gate SiO2 dependence of non-volatile memory cells

Read and verify methodology and structure to counter gate SiO2 dependence of non-volatile memory cells

US Patent 11551768 · Granted Jan 10, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Variable read method for read time performance improvement of non-volatile memor2025
Three-dimensional memory device with separated contact regions2025
Turbulence-reducing device for stirring a surface treatment solution2024
Three-dimensional memory device with separated contact regions and methods for f2024
Memory block with separately driven source regions to improve performance2022
Stacked die assembly including double-sided inter-die bonding connections and me2022
Surface treatment device comprising a paddle for stirring a surface treatment so2021
Three-dimensional NOR-NAND combination memory device and method of making the sa2021
Modulation of programming voltage during cycling2021
Modulation of programming voltage during cycling2021
Adaptive VPASS for 3D flash memory with pair string structure2021
Adaptive VPASS for 3D flash memory with pair string structure2021