Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Integrated clock gater latch structures with adjustable output reset

Integrated clock gater latch structures with adjustable output reset

US Patent 11543849 · Granted Jan 3, 2023

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

SRAM bitcell supply block with multiple operating modes2020
Distributed global-bitline keeper/precharge/header circuit for low voltage opera2019
Soft error detection in a memory system2018
System and method for providing an area efficient and design rule check (DRC) fr2018
System and method for providing an area efficient and design rule check (DRC) fr2018
Soft error detection in a memory system2017
Read column select negative boost driver circuit, system, and method2017
Read column select negative boost driver circuit, system, and method2017
Content addressable memory with error detection2016
Method and apparatus for reducing the number of speculative accesses to a memory2016
System and method for cache access2016
Memory column drowsy control2016