Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › System and method for providing an area efficient and design rule check (DRC) friendly power sequencer for digital circuits

System and method for providing an area efficient and design rule check (DRC) friendly power sequencer for digital circuits

US Patent 10003325 · Granted Jun 19, 2018

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Integrated clock gater latch structures with adjustable output reset2023
Integrated clock gater latch structures with adjustable output reset2023
SRAM bitcell supply block with multiple operating modes2020
Distributed global-bitline keeper/precharge/header circuit for low voltage opera2019
Distributed global-bitline keeper/precharge/header circuit for low voltage opera2019
Method and apparatus for read assist to achieve robust static random access memo2017
Read column select negative boost driver circuit, system, and method2017
Read column select negative boost driver circuit, system, and method2017
Dual supply memory2017
Distributed capacitive delay tracking boost-assist circuit2016
Static random access memory with bitline boost2016
Integrated clock gater (ICG) using clock cascode complimentary switch logic2016