Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Memory apparatus and method of operation using state bit-scan dependent ramp rate for peak current reduction during program operation

Memory apparatus and method of operation using state bit-scan dependent ramp rate for peak current reduction during program operation

US Patent 11521686 · Granted Dec 6, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Nonvolatile memory with ongoing program read2025
Program refresh with gate-induced drain leakage2025
Systems and methods to avoid over programming at infrequent smart verify acquisi2025
Selection of erase policy in a memory device2025
Adaptive sensing time for memory operations2025
Dynamic erase operation selection using erase policy2025
Single-level cell programming with adaptive wordline ramp rate2025
Corrective reads with improved recovery from data retention loss2025
Dynamic 1-tier scan for high performance 3D NAND2025
Dynamic read retry voltage sequences in a memory subsystem2025
Mixed bitline lockout for QLC/TLC die2025
Memory read operation using a voltage pattern based on a read command type2025