Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Pre-silicon chip model of extracted workload inner loop instruction traces

Pre-silicon chip model of extracted workload inner loop instruction traces

US Patent 11501046 · Granted Nov 15, 2022

Estimated economic value: $5,426,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Hazard generating for speculative cores in a microprocessor2025
Hazard generating for speculative cores in a microprocessor2025
Performance and reliability of processor store operation data transfers2024
Performance and reliability of processor store operation data transfers2024
Validation of store coherence relative to page translation invalidation2024
Validation of store coherence relative to page translation invalidation2024
Cache coherence validation using delayed fulfillment of L2 requests2024
Cache coherence validation using delayed fulfillment of L2 requests2024
Validation of store coherence relative to page translation invalidation2023
Validation of store coherence relative to page translation invalidation2023
Techniques for configuring a processor to execute instructions efficiently2022
Processor performance monitor that logs reasons for reservation loss2022