Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Optimized programming with a single bit per memory cell and multiple bits per memory cell

Optimized programming with a single bit per memory cell and multiple bits per memory cell

US Patent 11475957 · Granted Oct 18, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Program verify word line ramping delay for lower current consumption mode2025
Non-volatile memory with current detection circuit2025
Program pulse duration increase for NAND program failure2025
Separate peak current checkpoints for closed and open block read ICC countermeas2025
Reducing read error handling operations during power up of a memory device2025
Early program termination with adaptive temperature compensation2025
Memory program-verify with adaptive sense time based on row location2025
Open block read ICC reduction2025
Open block read ICC reduction2025
Non-volatile memory with smart control of overdrive voltage2025
Suspend-resume-go techniques for memory devices2025
Apparatus and method for selectively reducing charge pump speed during erase ope2025