Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Configuration cache for the ARM SMMUv3

Configuration cache for the ARM SMMUv3

US Patent 11474953 · Granted Oct 18, 2022

Estimated economic value: $176,879,000 ⓘ

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Processor with opportunistic bypass of dispatch buffer and reservation station2025
System and method for large memory transaction (LMT) stores2025
Circuit and method for translation lookaside buffer (TLB) implementation2024
System and method for large memory transaction (LMT) stores2024
Implementing 128-bit SIMD operations on a 64-bit datapath2023
System and method for mapping memory addresses to locations in set-associative c2023
System and method for mapping memory addresses to locations in set-associative c2022
Implementing 128-bit SIMD operations on a 64-bit datapath2020
Instruction ordering for in-progress operations2019
Sharing resources in a multi-context computing system2019
Approach for interfacing a pipeline with two or more interfaces in a processor2018
Instruction ordering for in-progress operations2018