Patent Leaderboard
USPTO Patent Rankings Data through Dec 31, 2025
Home › Method for producing self-aligned gate and source/drain via connections for contacting a FET transistor

Method for producing self-aligned gate and source/drain via connections for contacting a FET transistor

US Patent 11430876 · Granted Aug 30, 2022

Assignee

Inventors

View full patent text on Google Patents →

More Patents by These Inventors

Bit cell with isolating wall2025
Method for forming a stacked transistor device2025
Method for forming a stacked FET device2025
Circuit cell for a standard cell semiconductor device2025
FET device and a method for forming a FET device2025
Method for forming a buried metal line in a semiconductor substrate2025
Method for forming a buried metal line in a semiconductor substrate2025
Method for forming a semiconductor device2025
Method for forming a semiconductor device and a semiconductor device2024
Contact isolation in semiconductor devices2024
Gate spacer patterning2023
Method for filling a space in a semiconductor2023